

02/22/00

UTILITY  
PATENT APPLICATION  
TRANSMITTAL

(Only for new non-provisional applications under 37 CFR 1.53(b))

Attorney Docket No.	8733.20044	
First Inventor or Application Identifier	Sung-Il PARK	
Title	A Liquid Crystal Display and a Fabricating Method Thereof	

PTO

JCS25 151500  
09/5/00

02/22/00

## APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents

1.  Fee Transmittal Form (e.g. PTO/SB/17)  
(Submit an original and a duplicate for fee processing)
2.  Specification Total Pages 33
3.  Drawing(s) (35 U.S.C. 113) Total Sheets 17
4.  Oath or Declaration Total Pages 4
  - a.  Newly executed (original or copy)
  - b.  Copy from a prior application (37 C.F.R. §1.63(d))  
(for continuation/divisional with box 15 completed)
    - i.  DELETION OF INVENTOR(S)  
Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. §1.63(d)(2) and 1.33(b).
5.  Incorporation By Reference (usable if box 4B is checked)  
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4B, is considered to be part of the disclosure of the accompanying application and is hereby incorporated by reference therein

ADDRESS TO: Assistant Commissioner for Patents  
Box Patent Application  
Washington, DC 20231

## ACCOMPANYING APPLICATION PARTS

6.  Assignment Papers (cover sheet & document(s))
7.  37 C.F.R. §3.73(b) Statement  
(when there is an assignee)  Power of Attorney
8.  English Translation Document (if applicable)
9.  Information Disclosure Statement (IDS)/PTO-1449  Copies of IDS Citations
10.  Preliminary Amendment
11.  White Advance Serial No. Postcard
12.  Small Entity Statement(s)  Statement filed in prior application. Status still proper and desired.
13.  Certified Copy of Priority Document(s)  
(if foreign priority is claimed)
14.  Other: Request for Priority

## 15. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below:

Continuation  Divisional  Continuation-in-part (CIP) of prior application no.:

Prior application information: Examiner: Group Art Unit:


## 16. Amend the specification by inserting before the first line the sentence:

This application is a  Continuation  Division  Continuation-in-part (CIP) of application Serial No. Filed on

This application claims priority of provisional application Serial No. Filed

## 17. CORRESPONDENCE ADDRESS

LONG ALDRIDGE & NORMAN LLP  
701 Pennsylvania Avenue, N.W.  
Washington, D.C. 20004  
(202) 624-1200  
FACSIMILE: (202) 624-1298

Name:	Kenneth D. Springer	Registration No.:	39,843
Signature:		Date:	February 22, 2000
Name:		Registration No.:	

PATENT  
8733.20044

**UNITED STATES PATENT APPLICATION**

**OF**

**SUNG-IL PARK**

**IN-BYEONG KANG**

**SUNG-SU LEE**

**YU-HO JUNG**

**KWANG-SEOP PARK**

**FOR**

**A LIQUID CRYSTAL DISPLAY AND A FABRICATING METHOD THEREOF**

This application claims the benefit of Korean Patent Application Nos. 1999-9018, 1999-9020, and 1999-9021, each filed on March 17, 1999, and each of which is hereby incorporated by reference for all purposes as if fully set forth herein.

### **BACKGROUND OF THE INVENTION**

#### **5 FIELD OF INVENTION**

The present invention relates to a liquid crystal display, and a method of fabricating a liquid crystal display, which prevents light leakage from occurring near data lines in accordance with the rubbing direction of an alignment film.

#### **DISCUSSION OF RELATED ART**

10 A TFT-LCD (thin film transistor-liquid crystal display) is comprised of a TFT array plate in which a plurality of TFT's and pixel electrodes are arranged, a color filter plate consisting of color filters and common electrodes, and liquid crystal filling up a space between the TFT array and color filter plates. Both plates are equipped with alignment films as well as attached polarizing plates which polarize visible rays.

15 A TFT-LCD having the above-mentioned structure has an advantage merit in power consumption, compared to a cathode ray tube (CRT). Particularly, power consumption is the most important factor in a portable TFT-LCD.

Efficiency of a back light is reduced greatly during passing through a polarizing plate and color filters. For instance, only 38% of light energy penetrates through a commercial 20 polarized plate, and 40% of light energy permeability of penetrates through color filters, and the contrast and color reproductivity are reduced if light energy the polarizing plate and color

filters are increased. Instead, it is more efficient to increase the opening ratios which is the ratio of area which permits the transmission of light in a unit cell.

Fig. 1 shows a layout of a unit pixel of a conventional TFT-LCD.

Fig. 2 is a cross-sectional view of an LCD having a TFT with an inverse staggered structure according to a related art, which is bisected through the line I-I' in Fig. 1.

Fig. 3 shows a cross-sectional view bisected through the line II-II' in Fig. 1.

Figs. 4A to 4C show cross-sectional views, which are bisected through the line II-II' in Fig. 1, illustrating fabrication of an LCD according to a related art.

Fig. 5A shows a graph of equipotential potential lines between a TFT array plate and a color filter plate in an LCD according to a related art, wherein a predetermined voltage is applied to the plates. Fig. 5A also shows potential difference and the generation of light-leakage region B on data lines when light is cut off by liquid crystals between both plates. Fig. 5B shows a cross-sectional view of an LCD where a light leakage region is generated, which points out a problem of the related art.

Referring to Fig. 1 to Fig. 3, gate lines 10 are formed in a horizontal direction on a transparent substrate 1, which is a TFT array plate on which TFT's and pixel electrodes are arranged. Data lines 20, crossing the gate lines 10, are arranged in a perpendicular direction to the gate lines 10.

A gate electrode 14, extending from the gate line 10, is formed protruding in the same direction as the data line 20.

An active layer 12, beneath which a gate insulating layer 22 lies, is formed on the gate electrode 14. A channel region is defined in the portion of the active layer 12 corresponding

to the gate electrode 14. At either side of the channel region in the active layer 12, a source region and a drain region are each defined.

A source electrode 16, connected to the source region of the active layer, and a drain electrode 18, connected to the drain region of the active layer, are formed in the same direction as the gate line 10 is aligned. The source electrode 16 and drain electrode 18 each protrude from the data line 20.

A passivation layer 24 covers the above structure. A contact hole exposing the drain electrode 18 is formed in the passivation layer 24. And, a pixel electrode 30 which is connected to the drain electrode 18 and covers the contact hole is formed on the passivation layer 24.

The pixel electrode 30, beneath which the passivation layer 24 lies on the data line 20, may have a structure such that the pixel electrode 30 partially overlaps the data line 20 and generally the width of the overlapped area, which is designated by the reference sign "A", is under  $1.5\mu\text{m}$ , in order to increase the opening ratio. The reference numeric 32 indicates an opening of a black matrix (hereinafter abbreviated BM) 29 of a color filter plate m which is shown in Figs. 5A-B. Light rays are actually transmitted through the opening.

A process of fabricating an LCD having the above-described structure according to a related art is explained in the following description.

Referring to Fig. 1, Fig. 2 and Fig. 4A, after a metal layer has been formed by sputtering Al, Mo or the like on a transparent substrate 1 such as glass, in which gate and data lines are defined, gate lines 10 are formed by patterning the metal layer. In this case, a gate electrode 14 is also patterned which protrudes from the gate line 10 as soon as the gate line

10 is patterned.

After a gate insulating layer 22 is formed to cover the gate electrode 14, an intrinsic amorphous silicon layer and a silicon layer to which an impurity such as P is added to work as an ohmic contact layer are deposited successively, and an active layer is formed by patterning the amorphous silicon layer and the impurity-contained silicon layer.

5 After a metal layer is formed on the above structure, data lines 20 are patterned by etching the metal layer. When the data lines 20 are patterned, source and drain electrodes 16 and 18 connected to the source and drain regions respectively are also patterned. The source and drain electrodes 16 and 18 are arranged to overlap the gate line 10.

10 Although not shown in the drawing, the impurity-containing silicon layer is etched using of the source and drain electrode patterns as a mask to divide the ohmic contact layer inserted between the active layer and the source/drain electrodes 16 and 18, into the portions for the source and drain electrodes.

15 Referring to Fig. 2 and Fig. 4B, a passivation layer 24 is formed on the above structure by depositing by CVD an insulating layer of silicon nitride or the like which has a low dielectric constant.

Referring to Fig. 2 and Fig. 4C, a contact hole exposing the drain electrode 18 is formed in the passivation layer 24.

20 After ITO (Indium Tin Oxide) has been deposited on the passivation layer 24, a pixel electrode 30 is formed by patterning the ITO to be connected to the drain electrode 18. The pixel electrode 30, as mentioned in the above explanation, has a structure overlapping with the data line 20. The width of the overlapped area A is less than about  $1.5\mu\text{m}$ .

Thus, a TFT array plate, on which TFT's and pixel electrodes are arranged according to a related art, is completed.

Referring to Fig. 5B, after liquid crystals 28 have been injected between the TFT array plate *l* and the color filter plate *m* in which color filters and black matrix 29 are fabricated, an LCD according to the related art is completed by carrying out a sealing process. An alignment film (not shown in the drawing) is formed on the color filter plate *m* and the TFT array plate *l*.

Liquid crystals between the color filter and TFT array plates are aligned uniformly by carrying out a process of rubbing the alignment film with cloth.

It has been known that the LCD of the related art which has the above-mentioned structure normally has no problem of light leakage, as the data line and the pixel electrode overlap each other partially. Unfortunately, however, when voltage is applied between the color filter and TFT array plates *m* and *l*, the light leakage problem does exist if that the overlap area between the data line and the pixel electrode is under  $1.5\mu\text{m}$ , as explained herein with reference to Fig. 5A and Fig. 5B.

Figs. 5A and 5B show a pattern of cutting off light due to the liquid crystal function when voltage is applied between the color filter and TFT array plates *m* and *l*, which operate in a normally white mode, wherein the data line 20 is overlapped by the pixel electrode 30 to a width of  $1.5\mu\text{m}$  in the TFT array plate of the related art. Curves between both plates *m* and *l* are equipotential lines. Liquid crystals react with the equivalent potential lines perpendicularly for the most part while the curves are slanted on the data line 20, due to the potential difference. Fig. 5A also shows the graph "P" indicating the permeability of light in

the device.

Referring to Fig. 5A, when voltage is applied between both plates m and l, the equipotential lines are deeply distorted, as the data line voltage influences the voltage applied to the liquid crystals. This influence distorts the working orientation of the liquid crystals to be slanted, and also generates a region in which the light permeability is abruptly increased. This region lies on the pixel electrode and extends  $1\ \mu\text{m}$  to  $2\ \mu\text{m}$  away from the area which is overlapped with the data line 20. In other words, the region includes the area overlapped with the data line 20, and the area designated by the reference indicator B in Figs. 5A-B.

But, all of the above-mentioned light-transmitting region, which is the part with the permeability peak in the graph "P" in Fig. 5A, does not influence the image quality. Namely, the overlap region ( $1.5\ \mu\text{m}$ ), at which the data line and the pixel electrode overlap each other, does not influence the image quality directly, as the area is overlapped so as not to transmit the light. The other region B, in which the data line is not overlapped by the pixel electrode, actually transmits the light to have an effect on the image quality.

The above light leakage region B, which has no relation with the polarity of the voltage applied to the pixel electrode adjacent to the data line, may be generated at the right or left in accordance with the rubbing direction of the alignment film.

Unfortunately, the product quality is reduced due to the generation of the light leakage region which is produced by the transmission of light through the area B separated from the overlap area of  $1.5\ \mu\text{m}$ , between the data line and the pixel electrode, where the liquid crystals take on a slanted orientation because of the potential difference.

SUMMARY OF THE INVENTION

Accordingly, the present invention is directed to a liquid crystal display, and a fabricating method thereof, that substantially obviate one or more of the problems due to limitations and disadvantages of the related art.

5 An object of the present invention is to provide a liquid crystal display which prevents the transmission of light generated from parts of data lines in accordance with the direction in which an alignment film is rubbed.

Another object is to provide a method of fabricating a liquid crystal display which prevents the transmission of light generated from the parts of data lines in accordance with the direction of rubbing an alignment film.

Additional features and advantages of the invention will be set forth in the description which follows and in part will be apparent from the description, or may be learned by practice of the invention. The objectives and other advantages of the invention will be realized and attained by the structure particularly pointed out in the written description and claims hereof 15 as well as the appended drawings.

To achieve these and other advantages and in accordance with the purpose of the present invention, as embodied and broadly described, in one aspect the present invention includes: a thin film transistor plate having a gate line, a data line, a gate electrode, a thin film transistor, a passivation layer, and a pixel electrode; a color filter plate including a black matrix, a color filter and a common electrode on a second transparent substrate; and liquid 20 crystals injected and sealed between the thin film transistor plate and the color filter plate, wherein the black matrix of the color filter plate asymmetrically overlaps the data line of the

thin film transistor plate.

The thin film transistor plate further includes: a gate line on a first transparent substrate; a data line arranged to cross the gate line wherein the gate line is insulated from the data line; a gate electrode at the area where the gate line and data line cross, wherein the gate electrode protrudes from the gate line; a thin film transistor having a source electrode connected to the data line and a drain separated from the source electrode, wherein the source and drain electrodes confront each other; a passivation layer covering the thin film transistor, wherein a contact hole exposing a portion of the drain electrode is formed in the passivation layer; and a pixel electrode partially overlapping the data line, wherein the pixel electrode is formed on the passivation layer and is connected to the drain electrode through the contact hole.

In another aspect, the present invention includes: a thin film transistor plate having a gate line, a data line, a gate electrode, a thin film transistor, a passivation layer, and a pixel electrode; a color filter plate including a black matrix, a color filter and a common electrode on a second transparent substrate; and liquid crystals injected and sealed between the thin film transistor plate and the color filter plate, wherein the pixel electrode asymmetrically overlaps two data lines, one at each end respectively.

In a further aspect, the present invention includes: a thin film transistor plate having a gate line, a data line, a gate electrode, a thin film transistor, a passivation layer, and a pixel electrode; a color filter plate including a black matrix, a color filter and a common electrode on a second transparent substrate; and liquid crystals injected and sealed between the thin film transistor plate and the color filter plate, wherein a cut-off film which is asymmetrically

overlapped by data line, and is partially overlapped by the pixel electrode, is formed under the data line.

In a further aspect, the present invention includes a method of fabricating a liquid crystal display having a transparent substrate on which a gate line region and a data line region are defined, wherein the method includes the steps of: forming a gate line in the gate region, wherein a gate electrode which protrudes from the gate line, and a cut-off film which is overlapped asymmetrically by the data line region, are formed simultaneously; forming a data line in the data line region on the transparent substrate, wherein the data line crosses and is insulated from the gate line, and wherein a source electrode at one side of the data line and a drain electrode which confronts and is isolated from the source electrode are formed; forming a passivation layer covering the above structure, wherein a contact hole exposing a portion of the drain electrode is formed in the passivation layer; and forming a pixel electrode connected to the drain electrode through the contact hole on the passivation layer, wherein the pixel electrode partially overlaps the cut-off film.

It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory and are intended to provide further explanation of the invention as claimed.

#### **BRIEF DESCRIPTION OF THE ATTACHED DRAWINGS**

The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this application, illustrate embodiments of the invention and together with the description serve to explain the principle

of the invention.

In the drawings:

Fig. 1 shows a layout of a unit pixel of a conventional TFT-LCD;

Fig. 2 is a cross-sectional view, which is bisected through the line I-I' in Fig. 1, of an

5 LCD having a TFT with an inverse staggered structure according to a related art;

Fig. 3 shows a cross-sectional view bisected through the line II-II' in Fig. 1;

Figs. 4A to 4C show cross-sectional views, which are bisected through the line II-II'  
in Fig. 1, of fabricating an LCD according to a related art;

Fig. 5A shows a graph of equipotential lines between a TFT array plate and a color  
filter plate in an LCD according to a related art, wherein a predetermined voltage is applied to  
the plates and illustrating the generation of a light-leakage region B when light is cut off by  
liquid crystals between the plates;

Fig. 5B shows a cross-sectional view of an LCD where a light leakage region is  
generated according to the related art;

15 Fig. 6 shows a layout of a unit pixel of a TFT-LCD according to a first embodiment of  
the present invention;

Fig. 7 is a cross-sectional view bisected through the line III-III' in Fig. 6;

Fig. 8 shows a cross-sectional view bisected through the line IV-IV' in Fig. 6;

20 Fig. 9 shows a cross-sectional view of an LCD according to a first embodiment of the  
present invention;

Fig.10 shows a layout of a unit pixel of a TFT-LCD according to a second  
embodiment of the present invention;

Fig. 11 is a cross-sectional view of an LCD having a TFT with an inverse staggered structure according to a second embodiment of the present invention, which is bisected through the line III-III' in Fig. 10;

Fig. 12 shows a cross-sectional view bisected through the line I III-III'-IV' in Fig. 10;

5 Fig. 13A shows a graph of equivalent potential lines between a TFT array plate and a color filter plate in an LCD according to a second embodiment of the present invention art, wherein a predetermined voltage is applied to the plates;

Fig. 13B shows a cross-sectional view of an LCD according to a second embodiment of the present invention;

Fig. 14 shows the width of a light leakage region corresponding to the overlapped area between a data line and a pixel electrode adjacent to the data line;

Fig. 15 shows a layout of a unit pixel of a TFT-LCD according to a third embodiment of the present invention;

15 Fig. 16 and Fig. 17 are cross-sectional views of an LCD bisected through the lines III-III' and IV-IV' in Fig. 15;

Fig. 18A to Fig. 18C show cross-sectional views of fabricating an LCD according a third embodiment of the present invention, which are bisected through the line IV-IV' in Fig. 15;

20 Fig. 19A shows a graph of equivalent potential lines between a TFT array plate and a color filter plate in an LCD according to a third embodiment of the present invention art wherein a predetermined voltage is applied to the plates;

Fig. 19B shows a cross-sectional view of an LCD according to a third embodiment of

the present invention; and

Fig. 20A and Fig. 20B show the directions of rubbing alignment films of a TFT array plate and a color filter plate in an LCD according to a third embodiment of the present invention.

5

#### DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

Reference will now be made in detail to the preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings.

Fig. 6 to Fig. 9 illustrate a first embodiment.

Fig. 6 shows a layout of a unit pixel of a TFT-LCD according to a first embodiment, Fig. 7 is a cross-sectional view bisected through the line III-III' in Fig. 6, Fig. 8 shows a cross-sectional view bisected through the line IV-IV' in Fig. 6, and Fig. 9 shows a cross-sectional view of an LCD according to a first embodiment.

15

Referring to Fig. 6 to Fig. 8, a gate line 100 is formed in a horizontal direction on a transparent substrate 1' as a TFT array plate on which a TFT and a pixel electrode are arranged. Data line 200 is formed perpendicular to the direction of gate line 100, which is insulated from the data line 200.

A gate electrode 140 protruding from the gate line 100 extends out in the same direction as the data line 200 is arranged.

20

An active layer 120, above which a gate insulating layer 220 shown in Figs. 7-8 lies, is formed under the gate electrode 140. A source region 120a and a drain region 120c are defined at either side of a channel region in the active layer 120.

A source electrode 160, which protrudes from the data line 200 and is connected to the source region, and a drain electrode 180 connected to the drain region confront each other separately, in the same direction in which the gate line 100 is arranged.

An organic passivation layer 240, as shown in Fig. 7 and Fig. 8, covers the above structure. A contact hole exposing the drain electrode 180 is formed in the organic passivation layer 240. The organic passivation layer 240 may be formed by coating the above structure with an organic insulator such as acryl, BCB (benzocyclobutene) or the like.

A pixel electrode 300, which fills up the contact hole and is connected to the drain electrode 180, is formed on the organic passivation layer 240. The pixel electrode 300 overlaps a portion of the data line 200 by a width A', which is usually under 1.5 $\mu$ m to increase the opening ratio, wherein the organic passivation layer 240, which is an insulating layer having a low dielectric constant, lies beneath the pixel electrode 300.

A color filter consisting of R (red), G (green) and B (blue) patterns, a black matrix 290 and a common electrode (not shown in the drawing) are fabricated in the color filter plate 15 m', as shown in Fig. 9, according to the first embodiment.

In an LCD according to the first embodiment, liquid crystals 280 are injected to be sealed between the TFT array plate *l* and the color filter plate m'. The black matrix 290 of the color filter plate m' has an asymmetrically-overlapped structure such that the black matrix 290 covers one portion of the data line 200 of the TFT array plate *l*. An alignment film (not shown in the drawing) is formed over the color filter and TFT array plates m' and *l*.

Namely, when the plates m' and *l* are being sealed, the black matrix 290 of the color filter plate m' exposes most of the TFT array plate *l* except the TFT, the gate line 100 and

the data line 200. In this case, the black matrix 290 is designed to partially overlap the data line 200.

The first embodiment, as shown in Fig. 6, thus has the asymmetrically-overlapped structure such that the data line 200 of the TFT array plate  $\ell$  is overlapped by the pixel electrode 300 by the width  $A'$ .

Then, liquid crystals 280 between the color filter and TFT array plates  $m'$  and  $\ell$  in the LCD of the first embodiment are aligned uniformly by carrying out a rubbing process of rubbing the alignment film with cloth or the like.

Once a predetermined voltage is applied to the TFT array and color filter plates  $\ell$  and  $m'$ , the working directions of the liquid crystals 280 are changed. Namely, as shown in Fig. 9, the region at which the light transmission is increased abruptly occurs from  $1\mu\text{m}$  to  $2\mu\text{m}$  near the pixel electrode 300 as the working directions of the liquid crystals 280 are changed due to the distortion of the liquid crystals 280 to predetermined degrees. The location of this light transmission region may be changed from the right to the left of the data line in accordance with the direction of rubbing the alignment film.

As mentioned in the above description, this embodiment has the structure that the data line 200 is asymmetrically overlapped by the pixel electrode 300 and the black matrix 290. Thus, the region where the data line 200 is overlapped by the black matrix 290 actually blocks the above-mentioned region (which includes  $B'$ ) where the light transmission abruptly increases, to cut off light. Therefore, the light leakage region  $B'$  has no influence on the image quality.

Fig. 10 to Fig. 13B illustrates a second embodiment.

Fig. 10 shows a layout of a unit pixel of a TFT-LCD according to a second embodiment.

Fig. 11 is a cross-sectional view of an LCD having a TFT with an inverse staggered structure according to a second embodiment, which is bisected through the line III-III' in Fig. 5 10.

Fig. 12 shows a cross-sectional view bisected through the line IV-IV' in Fig. 10.

Fig. 13A shows a graph of equivalent potential lines between a TFT array plate and a color filter plate in an LCD according to a second embodiment wherein a predetermined voltage is applied to the plates.

Fig. 13B shows a cross-sectional view of an LCD according to a second embodiment.

Fig. 14 shows the width of a light leakage region corresponding to the overlapped width between a data line and a pixel electrode adjacent to the data line.

Referring to Fig. 10 to Fig. 13B, a gate line 100, as shown in Fig. 10 to Fig. 12, is formed in a horizontal direction on a transparent substrate 1' as a TFT array plate on which a 15 TFT and a pixel electrode are arranged. A gate electrode 140 protruding from the gate line 100 extends out.

An active layer 120, underneath which a gate insulating layer 220 shown in Figs. 11-12 lies, is formed over the gate electrode 140. A source region, a channel region and a drain region are defined in the active layer 120.

20 A data line 200, which is insulated from the gate line 100, is arranged cross the gate line 100. The data line 200 has a source electrode 160 and a drain electrode 180 which cover, respectively, the source and drain regions of the active layer 120.

An organic passivation layer 240 covers the above structure. A contact hole exposing the drain electrode 180 is formed in the organic passivation layer 240. The organic passivation layer 240 is formed with an organic insulator such as acryl, BCB (benzocyclobutene) or the like.

5 A pixel electrode 300 which fills up the contact hole and is connected to the drain electrode 180 is formed on the organic passivation layer 240. In this case, the pixel electrode 300, asymmetrically overlaps a data line 200 at both ends. As shown in Fig. 10, the width by which the pixel electrode 300' overlaps the data line 200 at one end of the pixel electrode is designated by the reference sign 'a'. The width a ranges from 2 to 4 $\mu$ m. The other width, by the pixel electrode 300 overlaps the data line 200 at the other end of the pixel electrode, is designated by the reference sign 'b' and is less than 2 $\mu$ m.

10 As mentioned in the above description, a light leakage region is formed at the left or right of the data line 200 in accordance with the direction of rubbing the alignment film. In order to block the light leakage region, the LCD according to the second embodiment has the overlapped structure wherein the data line 200 is overlapped by the pixel electrode 300 or 15 300' to a width of at least 2 $\mu$ m.

20 A color filter consisting of R (red), G (green) and B (blue) patterns and a black matrix 290 are fabricated on the color filter plate m' in the LCD according to the second embodiment.

In the LCD according to the second embodiment, liquid crystals 280 are injected to be sealed between the TFT array plate *l* and the color filter plate m'. An alignment film (not shown in the drawing) is formed in the color filter and TFT array plates m' and *l*.

Liquid crystals 280 between the color filter and TFT array plates  $m'$  and  $\ell$  are aligned uniformly by carrying out a process of rubbing the alignment film with cloth or the like. The liquid crystals 280 change the characteristics of light transmission, provided that a predetermined voltage is applied to the plates.

5 The LCD having the structure such that a pixel electrode asymmetrically overlaps a data line at both ends, as shown in Fig. 13A and Fig. 13B, produces no light leakage, as explained in the following description by referring to Fig. 13A and Fig. 13B.

Fig. 13A and Fig. 13B show a pattern of cutting off light due to the liquid crystal function when voltage is applied between the color filter and TFT array plates  $m'$  and  $\ell$ , which are in a normally white mode. Curves between both plates  $m'$  and  $\ell$  are equipotential lines. Liquid crystals react with the equipotential lines perpendicularly. Fig. 13A also shows the graph "P" indicating the permeability of light in the device..

As shown in Fig. 13A and Fig. 13B, the curves are greatly distorted on the data line 200 as the voltage of the data line 200 influences the voltage applied to the liquid crystals 280. Thus, the region at which the light transmission is increased abruptly shows up  $1\mu\text{m}$  to  $2\mu\text{m}$  near the pixel electrode 300 as the working directions of the liquid crystals 280 are changed due to the distortion of the liquid crystals to predetermined degrees. Yet, light actually fails to penetrate due to the overlapped region between the data line 200 and its adjacent pixel electrode 300'.

20 Particularly, there is a potential difference at the light leakage region  $B'$  due to the distortion of the crystals to predetermined degrees. But, image quality actually is not affected as the light is blocked by the overlapped region between the data line 200 and the adjacent

pixel electrode 300'.

The directions of the liquid crystals 280 are oriented by the rubbing directions of each alignment film of the TFT plate *l* and color filter plate *m'*. The location of the light transmission region may be changed from right to left, or vice versa, of the data line 200 in accordance with the direction of rubbing the alignment film.

In the LCD according to the second embodiment, as shown in Fig. 12, the overlapped width "a" between the data line 200 and the pixel electrode 300' adjacent to the one side of the data line 200 ranges from 2 to  $4\mu\text{m}$ . And, the other overlapped width "b" between the data line 200 and the pixel electrode 300 adjacent to the other side of the data line is less than  $2\mu\text{m}$ .

Fig. 14 shows the width of a light leakage region corresponding to the overlapped width between a data line and a pixel electrode adjacent to the data line.

Referring to Fig. 14, the overlapped width between the data line and the pixel electrode adjacent to the data line should be at least  $2\mu\text{m}$  at the region where the light leakage is generated. A maximum value of the opening ratio is attained because the width of the light leakage becomes 0 to prevent the light leakage provided that the width is  $2.5\mu\text{m}$ . When the overlapped width becomes greater than  $4\mu\text{m}$ , the opening ratio is reduced greatly. And, when the overlapped width becomes less than  $2\mu\text{m}$ , it is difficult to block the light leakage efficiently.

Fig. 15 shows a layout of a unit pixel of a TFT-LCD according to a third embodiment.

Fig. 16 and Fig. 17 are cross-sectional views of an LCD bisected through the lines III-III' and IV-IV' in Fig. 15.

Fig. 18A to Fig. 18C show cross-sectional views of fabricating an LCD according a third embodiment, which are bisected through the line IV-IV' in Fig. 15.

Fig. 19A shows a graph of equipotential lines between a TFT array plate and a color filter plate in an LCD according to a third embodiment wherein a predetermined voltage is applied to the plates.

Fig. 19B shows a cross-sectional view of an LCD according to a third embodiment.

Fig. 20A and Fig. 20B show the directions of rubbing alignment films of a TFT array plate and a color filter plate in an LCD according to a third embodiment.

A third embodiment will be explained in the following description by referring to Fig. 15 to Fig. 20B.

In an LCD according to a third embodiment, a gate line 100 is formed in a horizontal direction on a transparent substrate 1' as a TFT array plate on which a TFT and a pixel electrode are arranged. Data line 200 is formed perpendicular to the direction of the gate line 100.

A gate electrode 140 protruding from the gate line 100 extends out in the same direction as the data line 200 is arranged.

An active layer 120, above which a gate insulating layer 220 lies, is formed beneath the gate electrode 140. A source region 120a and a drain region 120b are defined at both sides of a channel region (which lies at the region corresponding to the gate electrode 140) in the active layer 120.

A source electrode 160, which protrudes from the data line 200 and is connected to the source region, and a drain electrode 180 connected to the drain region are formed

respectively, each arranged in a same direction in which the gate line 100 is arranged.

A cut-off film 400, which is asymmetrically overlapped by the data line 200 to the left or right direction of the data line 200, is patterned below the data line 200.

An organic passivation layer 240 covers the above structure. A contact hole exposing 5 the drain electrode 180 is formed in the organic passivation layer 240. A pixel electrode 300 connected to the drain electrode 180 through the contact hole is formed on the organic passivation layer. The pixel electrode 300 partially overlaps the data line 200 and the cut-off film 400.

A color filter, a black matrix and a common electrode are fabricated in the color filter plate m' of an LCD according to the third embodiment.

In an LCD according to the third embodiment, liquid crystals 280 are injected to be sealed between the TFT array plate 1' and the color filter plate m'.

A process of fabricating the LCD of the third embodiment will be explained in the following description.

15 Referring to Fig. 16 and Fig. 18A, after a metal layer has been formed by sputtering Al, Mo or the like, on a transparent substrate 1' such as glass, in which gate and data lines are defined, gate lines 100 are formed by patterning the metal layer.

In this case, a gate electrode 140 which protrudes from and the gate line 100 and a cut-off film 400, to be overlapped partially by the data line region, are patterned as soon as 20 the gate line 100 is patterned. The gate electrode 140 and the cut-off film 400 are etched simultaneously by using the same etch mask.

After a gate insulating layer 220 is formed to cover the gate electrode 140, an

amorphous silicon layer having been deposited successively, an active layer 120 is formed by patterning the amorphous silicon layer.

Referring to Fig. 18B, after a metal layer is formed on the above structure, data lines 200 are patterned by etching the metal layer. When the data lines 200 are patterned, source and drain electrodes 160 and 180 connected to the source and drain regions respectively are also patterned. In this case, the source and drain electrodes 160 and 180 are arranged to cross the gate line 100. The data line 200 is patterned to partially overlap the cut-off film 400.

An organic passivation layer 240 is formed to cover the above structure. The organic passivation layer 240 is formed with an organic insulator such as acryl, BCB (benzocyclobutene) or the like.

The organic passivation layer 240 which has excellent coverage enables the plate surface of an LCD to be planarized and reduces alignment degradation of liquid crystals due to the step difference. The dielectric constant of the organic passivation layer 240 is lower than that of an inorganic insulating layer. Thus, when an LCD having a high opening ratio is fabricated by forming a pixel electrode 300 overlapping the data lines 200 on the organic passivation layer 240, the degradations such as flickering images are prevented, as no voltage distortion due to parasitic capacitance at the overlap region between the data line 200 and pixel electrode 300 occurs.

When BCB is used for the organic passivation layer, a thermal treatment is carried out for an hour at 250°C to 300°C (the temperature is optimal at 280°C) and then the surface of BCB is treated with an oxygen ashing process. These processes improves the adhesion between the organic passivation layer 240 and a transparent conductive layer to be formed,

which prevents the erosion of the organic conductive layer during subsequent processes.

Referring to Fig. 18C, a contact hole exposing the drain electrode 180 is formed in the passivation layer 240.

After ITO (Indium Tin Oxide) has been deposited on the passivation layer 240, a pixel electrode 300 is formed by patterning the ITO to be connected to the drain electrode 180. The 5 pixel electrode 300, as mentioned in the above explanation, has the structure overlapping the data line 200. The width of the overlap area is at least  $1.5\mu\text{m}$ . The data line 200 and the cut-off film 400 are overlapped by a respective pixel electrode 300 within a range between  $2\mu\text{m}$  and  $4\mu\text{m}$ .

When the overlap width between the pixel electrode 300, the data line 200 and the cut-off film 400 exceeds  $4\mu\text{m}$ , the opening ratio is reduced greatly. And, when the overlap width becomes less than  $2\mu\text{m}$ , it is difficult to block the light leakage efficiently. Thus, the fabrication of the TFT array plate is completed.

After liquid crystals 280 have been injected between the TFT array plate *l* and the 15 color filter plate *m'* in which color filters and a black matrix are fabricated, an LCD of the third embodiment, as shown in Fig. 19A and Fig. 19B, is completed by carrying out a sealing process. In this case, an alignment film shown in the drawing) is formed on the color filter plate *m'* and the TFT array plate *l*.

Liquid crystals between the color filter and TFT array plates are aligned uniformly by 20 carrying out a process of rubbing the alignment film with cloth and the like.

As shown in Fig. 19A and Fig. 19B, the LCD having the structure such that the data line, the pixel electrode and the cut-off film are overlapped has no light leakage in the third

embodiment.

Fig. 19A and Fig. 19B show a pattern of cutting off light because of the liquid crystal function when voltage is applied between the color filter and TFT array plates  $m'$  and  $t$ , which are in a normally white mode. Curves between both plates  $m'$  and  $t$  are equipotential lines. Liquid crystals react with the equipotential lines perpendicularly. Fig. 19A also shows the graph "P" indicating the permeability of light in the device.

As shown in Fig. 19A and Fig. 19B, the curves are greatly distorted on the data line 200 as the voltage of the data line 200 influences the voltage applied to the liquid crystals 280. Thus, working directions of the liquid crystals are changed and the region at which the light transmission is increased abruptly shows up  $1\mu\text{m}$  to  $2\mu\text{m}$  near the pixel electrode. Yet, light actually fails to penetrate due to the cut-off film 400 under the data line 200 and the overlap region between the data line 400 and its adjacent pixel electrode.

Particularly, there is a potential difference at the light leakage region  $B'$  due to the distortion of the crystals to predetermined degrees. But, image quality actually is not affected as the light is blocked by the cut-off film 400.

In the LCD according to the third embodiment, it is preferred that the overlap width between the data line, the pixel electrode and the cut-off film should be from  $2\mu\text{m}$  to  $4\mu\text{m}$ . When the overlap width becomes greater than  $4\mu\text{m}$ , the opening ratio is reduced greatly. When the overlap width becomes less than  $2\mu\text{m}$ , it is difficult to block the light leakage efficiently.

Moreover, the working directions of the liquid crystals 280 are changed, as shown in Fig. 20A and Fig. 20B, in accordance with the rubbed direction of each alignment film on the

color filter plate and the TFT array plate, which may change the location of the light leakage region to the left or right of the data line 200. Therefore, the location of the cut-off film may depend on the location of the light leakage region.

As mentioned in the above description, the first embodiment has the structure that the data line is overlapped asymmetrically by the pixel electrode and the black matrix. Thus, the region where the data line is overlapped by the black matrix actually blocks the light leakage. Therefore, the light leakage region around the data line is blocked by the overlap region in accordance with the direction of the alignment film.

In the second embodiment having the structure that the data line and both stages of the pixel electrode adjacent to the data line overlap asymmetrically, light is unable to be transmitted as the light leakage region at each side of the data line is cut off by the overlap region between the data line and the pixel electrode in accordance with the direction of rubbing the alignment film.

In the third embodiment, the light leakage caused by the rubbing direction is prevented by the cut-off film, as the cut-off film is overlapped by the data line and the pixel electrode asymmetrically.

Therefore, image quality and reliability of the product are improved as the light leakage is effectively prevented by the first to third embodiments.

It will be apparent to those skilled in the art that various modifications and variations can be made in a liquid crystal display and a fabricating method thereof of the present invention without departing from the spirit or scope of the inventions. Thus, it is intended that the present invention cover the modifications and variations of this invention provided they

PATENT  
8733.20044

come within the scope of the appended claims and equivalents.

00023230 0035072600

WHAT IS CLAIMED IS:

1. A liquid crystal display comprising:
  - 2 a thin film transistor plate further comprising:
    - 3 a gate line on a first transparent substrate,
    - 4 a data line arranged to cross the gate line wherein the gate line is insulated
    - 5 from the data line,
      - 6 a gate electrode protruding from said gate line in an area where said data line
      - 7 crosses said gate line,
      - 8 a thin film transistor having a source electrode connected to the data line and a
      - 9 drain separated from the source electrode wherein the source and drain electrodes confront
      - 10 each other,
      - 11 a passivation layer covering the thin film transistor wherein a contact hole
      - 12 exposing a portion of the drain electrode is formed in the passivation layer, and
      - 13 a pixel electrode formed on the passivation layer and being connected to the
      - 14 drain electrode through the contact hole, wherein the pixel electrode partially overlaps the
      - 15 data line;
  - 16 a color filter plate including a black matrix, a color filter and a common electrode on a
  - 17 second transparent substrate; and
  - 18 liquid crystals injected and sealed between the thin film transistor plate and the color
  - 19 filter plate,
  - 20 wherein the black matrix of the color filter plate asymmetrically overlaps the data line

21 of the thin film transistor plate.

1 2. The liquid crystal display according to the claim 1, wherein a location where the black  
2 matrix overlaps the data line is selected according to a direction of rubbing an alignment film.

1 3. The liquid crystal display according to the claim 1, wherein the passivation layer is an  
2 organic passivation layer.

1 4. The liquid crystal display according to the claim 3, wherein the organic passivation  
2 layer is made of acryl.

1 5. The liquid crystal display according to the claim 3, wherein the organic passivation  
2 layer is made of BCB.

1 6. A liquid crystal display comprising:  
2 a thin film transistor plate further comprising:  
3 a gate line on a first transparent substrate,  
4 a first data line arranged to cross the gate line wherein the gate line is insulated  
5 from the data line,  
6 a gate electrode protruding from said gate line in an area where said data line  
7 crosses said gate line,  
8 a thin film transistor having a source electrode connected to the first data line

9 and a drain separated from the source electrode wherein the source and drain electrodes  
10 confront each other,  
11 a passivation layer covering the thin film transistor wherein a contact hole  
12 exposing a portion of the drain electrode is formed in the passivation layer, and  
13 a pixel electrode formed on the passivation layer and being connected to the  
14 drain electrode through the contact hole, wherein the pixel electrode partially overlaps the  
15 first data line at a first end of the pixel electrode;  
16 a color filter plate including a black matrix, a color filter and a common electrode on a  
17 second transparent substrate; and  
18 liquid crystals injected and sealed between the thin film transistor plate and the color  
19 filter plate,  
20 wherein the pixel electrode asymmetrically overlaps a second data line at a second  
21 end of the pixel electrode opposite the first end.

1 7. The liquid crystal display according to claim 6, wherein an overlap width between the  
2 first data line and the pixel electrode is between  $2\mu\text{m}$  and  $4\mu\text{m}$ , and wherein an overlap width  
3 between the pixel electrode and the second data line is less than  $2\mu\text{m}$ .

1 8. The liquid crystal display according to claim 6, wherein the overlap width between  
2 the pixel electrode and the first data line is selected according to a direction of rubbing an  
3 alignment film.

1 9. The liquid crystal display according to claim 6, wherein the passivation layer is an  
2 organic passivation layer.

1 10. A liquid crystal display comprising:  
2 a thin film transistor plate further comprising:  
3 a gate line on a first transparent substrate,  
4 a data line arranged to cross the gate line wherein the gate line is insulated  
from the data line,  
5 a gate electrode protruding from said gate line in an area where said data line  
crosses said gate line,  
6 a thin film transistor having a source electrode connected to the data line and a  
7 drain separated from the source electrode wherein the source and drain electrodes confront  
8 each other;  
9 a passivation layer covering the thin film transistor wherein a contact hole  
10 exposing a portion of the drain electrode is formed in the passivation layer; and  
11 a pixel electrode formed on the passivation layer and being connected to the  
12 drain electrode through the contact hole, wherein the pixel electrode partially overlaps the  
13 data line;  
14 a color filter plate including a black matrix, a color filter and a common electrode on a  
15 second transparent substrate; and  
16 liquid crystals injected and sealed between the thin film transistor plate and the color  
17 filter plate,

20           wherein a cut-off film is formed under the data line, said cut-off film being  
21           asymmetrically overlapped by the data line and being partially overlapped by the pixel  
22           electrode.

1       11.    The liquid crystal display according to claim 10, wherein the passivation layer is an  
2           organic passivation layer.

1       12.    The liquid crystal display according to claim 10, wherein the cut-off film and the gate  
2           line are formed on a same level.

1       13.    The liquid crystal display according to claim 10, wherein an overlap region between  
2           the pixel electrode, the cut-off layer and the data line range has a width of between  $2\mu\text{m}$  and  
3            $4\mu\text{m}$ .

1       14.    The liquid crystal display according to claim 10, wherein the cut-off film is formed at  
2           one side of the data line, said side selected according to a direction of rubbing an alignment  
3           film.

1       15.    A method of fabricating a liquid crystal display having a transparent substrate on  
2           which a gate line region and a data line region are defined, comprising:  
3               simultaneously forming a gate line in the gate region wherein a gate electrode  
4               protrudes from the gate line, and a cut-off film which is asymmetrically overlapped by the

5 data line region;

6 forming a data line in the data line region on the transparent substrate, wherein the  
7 data line crosses and is insulated from the gate line, and wherein a source electrode is formed  
8 at one side of the data line, and wherein a drain electrode is formed which confronts and is  
9 isolated from the source electrode;

10 forming a passivation layer covering the gate line region, the data line region and the  
11 cut-off film, wherein a contact hole exposing a portion of the drain electrode is formed in the  
12 passivation layer; and

13 forming a pixel electrode connected to the drain electrode through the contact hole on  
14 the passivation layer, wherein the pixel electrode partially overlaps the cut-off film.

15

16. The method according to claim 15, wherein the passivation layer is an organic  
17 passivation layer.

18. The method according to claim 15, wherein the cut-off film and the gate line are  
19 formed on a same level.

20

21 18. The method according to claim 15, an overlap region between the pixel electrode, the  
22 cut-off layer and the data line range has a width of between  $2\mu\text{m}$  and  $4\mu\text{m}$ .

23

24 19. The method according to claim 15, wherein the cut-off film is formed at one side of  
25 the data line, said side selected according to a direction of rubbing an alignment film.

## **ABSTRACT**

The present invention relates to a liquid crystal display and a fabricating method thereof which prevent light leakage occurs near data lines in accordance with the rubbing direction of an alignment film. The present invention includes a thin film transistor plate having a gate line, a data line, a gate electrode, a thin film transistor, a passivation layer, and a pixel electrode, a color filter plate including a black matrix, a color filter and a common electrode on a second transparent substrate, and liquid crystals injected and sealed between the thin film transistor plate and the color filter plate, wherein the black matrix of the color filter plate is overlapped asymmetrically with the data line of the thin film transistor plate.

FIG. 1 PRIOR ART




FIG. 2 PRIOR ART





FIG. 3 PRIOR ART



00010200 00222000

00540300 022300  
FIG. 4A PRIOR ART




FIG. 4B PRIOR ART




FIG. 4C PRIOR ART




FIG. 5A PRIOR ART




FIG. 5B PRIOR ART




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13A




FIG. 13B





FIG. 14

Overlapped Width

	0	0.5	1	1.5	2	2.5	3
Width of data line	8	8	8	8	8	8	10
End point of data line	20	20	20	20	20	20.5	21
Transmission of light 0.352	22.25	22	21.5	21	20.5	20.5	20.5
Maximum value of the opening ratio	2.25	2	1.5	1	0.5	0	-0.5

Maximum value of the opening ratio



Overlapped width between the data line  
and the pixel electrode ( $\mu\text{m}$ )

FIG. 15




FIG. 16




FIG. 17




FIG. 18A




FIG. 18B




FIG. 18C




FIG. 19A




FIG. 19B




FIG. 20A





FIG. 20B



Docket No.: 8733.20044

## *Declaration, Power of Attorney and Petition*

WE (I) the undersigned inventor(s), hereby declare(s) that:

My residence, post office address and citizenship are as stated below next to my name,

We (I) believe that we are (I am) the original, first, and joint (sole) inventor(s) of the subject matter which is claimed and for which a patent is sought on the invention entitled

### A LIQUID CRYSTAL DISPLAY AND A FABRICATING METHOD THEREOF

the specification of which

is attached hereto.

was filed on \_\_\_\_\_

as Application Serial No. \_\_\_\_\_

and amended on \_\_\_\_\_

was filed as PCT international application

Number \_\_\_\_\_

on \_\_\_\_\_

and was amended under PCT Article 19

on \_\_\_\_\_

(if applicable).

We (I) hereby state that we (I) have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

We (I) acknowledge the duty to disclose information known to be material to the patentability of this application as defined in Section 1.56 of Title 37 Code of Federal Regulations.

We (I) hereby claim foreign priority benefits under 35 U.S.C. §119(a)-(d) or §365(b) of any foreign application(s) for patent or inventor's certificate, or §365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed. Prior Foreign Application(s)

Application No.	Country	Day/Month/Year	Priority Claimed			
99-9018	Korea	3/17/99	<input checked="" type="checkbox"/>	Yes	<input type="checkbox"/>	No
99-9020	Korea	3/17/99	<input checked="" type="checkbox"/>	Yes	<input type="checkbox"/>	No
99-9021	Korea	3/17/99	<input checked="" type="checkbox"/>	Yes	<input type="checkbox"/>	No

~ ~ ~ ~ ~  
We (I) hereby claim the benefit under Title 35, United States Code, §119(e) of any United States provisional application(s) listed below.

---

---

(Application Number) (Filing Date)

(Application Number) (Filing Date)

We (I) hereby claim the benefit under 35 U.S.C. §120 of any United States application(s), or §365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of 35 U.S.C. §112, I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR §1.56 which became available between the filing date of the prior application and the national or PCT International filing date of this application.

DRAFT - DO NOT FILE

Application Serial No.	Filing Date	Status (pending, patented, abandoned)

And we (I) hereby appoint Steven B. Kelber, Reg. No. 30,073; Marc R. Labgold, Ph.D., Reg. No. 34,651; Song K. Jung, Reg. No. 35,210; Sharon E. Crane, Ph.D., Reg. No. 36,113; Laura A. Donnelly, Reg. No. 38,435; Catherine Bax Richardson, Reg. No. 39,007; Kenneth D. Springer, Reg. No. 39,843; Russell O. Paige, Reg. No. 40,758; James M. Heintz, Reg. No. 41,828, Laura D. Nammo, Reg. No. 42,024 and Amy L. Miller, Reg. No. 43,804 and as our (my) attorneys, with full powers of substitution and revocation, to prosecute this application and to transact all business in the Patent Office connected therewith; and we (I) hereby request that all correspondence regarding this application be sent to Steven B. Kelber of Long Aldridge & Norman LLP, Attorneys At Law, 6<sup>th</sup> Floor, 701 Pennsylvania Avenue, N.W., Washington, D.C. 20004.

We (I) declare that all statements made herein of our (my) own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

SUNG-IL PARK

NAME OF FIRST SOLE INVENTOR

Sung - Il Park .

Signature of Inventor

02/01/2000

Date

Residence: 1108-8, Hogae-dong, Dongan-ku,  
Anyang-shi, Kyonggi-do, Korea

Citizen of: Korea

Post Office Address: Same As Above

## IN-BYEONG KANG

## NAME OF SECOND JOINT INVENTOR

In Byeong Kang

Signature of Inventor

2/1/2000

Date

Residence: 105-102, Chung-gu Apartment Building,  
Namdong-dong, Kumi-shi, Kyongsangbuk-do, KoreaCitizen of: KoreaPost Office Address: Same As Above

## SUNG-SU LEE

## NAME OF THIRD JOINT INVENTOR

Sung Su Lee

Signature of Inventor

2/1/2000

Date

Residence: 105-803, Daebak-town, Okae-dong,  
Kumi-shi, Kyongsangbuk-do, KoreaCitizen of: KoreaPost Office Address: Same As Above

## YU-HO JUNG

## NAME OF FOURTH JOINT INVENTOR

Yu Ho Jung

Signature of Inventor

2/1/2000

Date

Residence: B-308, LG Daegakwon Dormitory,  
Rimsu-dong, Kumi-shi, Kyongsangbuk-do, KoreaCitizen of: KoreaPost Office Address: Same As Above

KWANG-SEOP PARK

NAME OF FIFTH JOINT INVENTOR

Park Kwang Seop

Signature of Inventor

2/1/2000

Date

Residence: 642, Jinpyeong-dong, Kumi-shi,

Kyongsangbuk-do, Korea

Citizen of: Korea

Post Office Address: Same As Above